Volume- 11
Issue- 5
Year- 2024
DOI: 10.55524/ijirem.2024.11.5.9 | DOI URL: https://doi.org/10.55524/ijirem.2024.11.5.9 Crossref
This is an Open Access article distributed under the terms of the Creative Commons Attribution License (CC BY 4.0) (http://creativecommons.org/licenses/by/4.0)
Article Tools: Print the Abstract | Indexing metadata | How to cite item | Email this article | Post a Comment
Preet Bhutani , Amol Ashokrao Shinde
The goal of this research is to find out the effects of multithreading on the consumption of system resources and efficiency by examining CPU utilization, memory use, Input/Output operation, and power consumption in the multithreaded systems. In order to measure static, adaptive, and dynamic multithreading performance under different workloads, the study compares the three models both through theory and by applying it to various experiments. That is why the results show that, when multithreading is implemented, the general CPU load and I/O performance improve, especially for computational and data-consuming operations. However, some problems include memory contention, context-switching overhead and, higher energy consumption are noted especially when threading is over-provisioned for. Real-time threading control strategies were the most effective as they periodically reconfigured the number of threads in a way that optimizes performance while optimizing resources. In addition, while the asynchronous I/O models provided the best performance improvements, energy use went up when multithreading was incorporated, thus the need for implementing trade-offs between performance and power usage. It offers significant findings related to the tuning of multithreading strategies so as to maximize system performance but with an acceptable level of resource utilization, should be of significance for practitioners, who are working with multicore processors and dealing with high-performing systems.
[1] S. Saini, H. Jin, R. Hood, D. Barker, P. Mehrotra, and R. Biswas, "The impact of hyper-threading on processor resource utilization in production applications," in 2011 18th International Conference on High Performance Computing, Dec. 2011, pp. 1-10. Available from: https://doi.org/10.1109/HiPC.2011.6152743
[2] M. Curtis-Maury, "Improving the efficiency of parallel applications on multithreaded and multicore systems," Ph.D. dissertation, 2008. Available from: https://shorturl.at/pJtX8
[3] A. Fedorova, M. I. Seltzer, C. A. Small, and D. Nussbaum, "Performance of multithreaded chip multiprocessors and implications for operating system design," 2005. Available from: https://dash.harvard.edu/handle/1/24829606
[4] H. Wang et al., "Speculative precomputation: Exploring the use of multithreading for latency," Intel Technology Journal, vol. 6, no. 1, 2002. Available from: https://shorturl.at/VCylu
[5] T. Moseley, J. L. Kihm, D. A. Connors, and D. Grunwald, "Methods for modeling resource contention on simultaneous multithreading processors," in 2005 International Conference on Computer Design, Oct. 2005, pp. 373-380. Available from: https://doi.org/10.1109/ICCD.2005.74
[6] K. Datta, "An efficient design space exploration framework to optimize power-efficient heterogeneous many-core multi-threading embedded processor architectures," Ph.D. dissertation, Univ. of North Carolina at Charlotte, 2011. Available from: https://shorturl.at/1wUQX
[7] S. Schildermans, J. Shan, K. Aerts, J. Jackrel, and X. Ding, "Virtualization overhead of multithreading in X86 state-of-the-art & remaining challenges," IEEE Trans. Parallel Distrib. Syst., vol. 32, no. 10, pp. 2557-2570, Oct. 2021. Available from: https://doi.org/10.1109/TPDS.2021.3064709
[8] F. Salgado et al., "Exploring metrics tradeoffs in a multithreading extensible processor," in 2012 IEEE International Symposium on Industrial Electronics, May 2012, pp. 1375-1380. Available from: https://doi.org/10.1109/ISIE.2012.6237291
[9] J. Wadden, A. Lyashevsky, S. Gurumurthi, V. Sridharan, and K. Skadron, "Real-world design and evaluation of compiler-managed GPU redundant multithreading," ACM SIGARCH Comput. Archit. News, vol. 42, no. 3, pp. 73-84, 2014. Available from: https://doi.org/10.1145/2678373.2665686
[10] S. E. Raasch and S. K. Reinhardt, "The impact of resource partitioning on SMT processors," in 2003 12th International Conference on Parallel Architectures and Compilation Techniques, Sep. 2003, pp. 15-25. Available from: https://doi.org/10.1109/PACT.2003.1237998
[11] W. Magro, P. Petersen, and S. Shah, "Hyper-Threading Technology: Impact on compute-intensive workloads," Intel Technology Journal, vol. 6, no. 1, 2002. Available from: https://shorturl.at/fXTYw
[12] A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum, "Throughput-oriented scheduling on chip multithreading systems," Tech. Rep. TR-17, 2004. Available from: https://shorturl.at/I9qXI
School of Engineering & Technology, MVN University, Palwal, India, School of Engineering & Technology, MVN University, Palwal, India, School of Engineering & Technology, MVN University, Palwal, India, School of Engineering & Technology, MVN University, India
No. of Downloads: 11 | No. of Views: 714
Gaike Wang, Qiwen Zhao, Zhongwen Zhou.
December 2024 - Vol 11, Issue 6
Saikat Banerjee, Debasmita Palsani, Abhoy Chand Mondal.
December 2024 - Vol 11, Issue 6
Xiaowen Ma, Jiayi Wang, Xin Ni, Jiatu Shi.
December 2024 - Vol 11, Issue 6