# **VLSI Design and Implementation of Electronic Voting Machine**

M. Raja Kumar<sup>1</sup>, Bellamkonda Anitha<sup>2</sup>, Ravva Pravallika<sup>3</sup>, Chunchu Naveen<sup>4</sup>, and Bandaru Ramakrishna<sup>5</sup>

<sup>1</sup>Professor, Department of Electronics and Communication Engineering, PACE Institute of Technology and Sciences, Ongole, Andhra Pradesh, India.

<sup>2,3,4,5</sup>UG Students, Department of Electronics and Communication Engineering, PACE Institute of Technology and Sciences, Ongole, Andhra Pradesh, India.

Correspondence should be addressed to M. Raja Kumar; Rajakumar\_r@pace.ac.infea

Copyright © 2022 Made to M. Raja Kumar et al. This is an open-access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

**ABSTRACT-** In place of the ballot papers and boxes that were formerly used in traditional voting systems, an EVM, or electronic voting machine, is used to record votes. The fundamental right to vote, or simply the capacity to cast a ballot, is the cornerstone of democracy. Voters would mark the name of their favourite candidate with a stamp in prior elections, whether they were state or center elections, fold the ballot paper following the instructions, and then place it in the ballot box. This is a time-consuming, difficult, and error-prone operation. This arrangement persisted until computerized voting machines drastically altered the election scene. There is no longer a need for ballot paper, ballot boxes, stamping, etc. The electronic voting machine's ballot unit is a straightforward box. Biometric identifiers are thought to be more trustworthy than conventional token or knowledge-based approaches for person recognition since they cannot be readily lost, faked, or exchanged. Therefore, depending on contemporary technologies, such as the biometric system, the electronic voting system needs to be enhanced. This article offers a thorough analysis of voting devices, problems, and comparisons of various voting processes and biometric EVMs.

# I. INTRODUCTION

The technique of building an integrated circuit (IC) using hundreds of thousands of transistors or other devices into The term very large-scale integration (VLSI) refers to a single chip. VLSI was created in the 1970s, during a time when advanced semiconductor and communication technologies were being developed semiconductor and communication. The microprocessor is a VLSI device. The invention of VLSI technology came before the majority of ICs could only accomplish a small number of tasks. The components of an electronic circuit may include a CPU, ROM, RAM, and other glue logic [3]. All of these may be incorporated into a single chip thanks to VLSI. The size of the circuit was one issue. The speed of a complicated circuit like a computer was crucial. The wires connecting the components had to be long if the components were big. The circuit needed some time to process the electric impulses, which fixed the computer.

# II. LITERATURE REVIEW

Ashwini Baligatti et al. [1] implemented a new 'free area estimator' that helps improve performance of simulated annealing algorithms. Some of the simulation results have been reported. Near optimal results can be obtained by nondeterministic methods such as simulated annealing. Annealing can be simulated as a stochastic process with several known and un-known variables in the process.

Ojha et al.[2] covers controller, their construction, and a variety of properties. Choosing a microcontroller for a given application is very challenging. The success or failure of any project is mainly determined by the microcontroller unit used. In this article, a short review of the unit is given in terms of making the best choice for a certain application. Many companies produce microcontrollers in large quantities.

Voting is the only requirement for citizens to select their representatives in any vote-based system. Because of this, every step of the process should be carefully considered to ensure that only a just and deserving candidate is selected exclusively on the basis of popular vote. In the past, verdicts were rendered using a poll paper structure, in which voters might support their opponent by simply stamping against their name. However, this method was prone to errors in vote counting and unjustifiable results. Each of these disparities was addressed by the development of electronic voting machines [4]. A simple electronic device called an electronic voting machine is used to automatically record votes rather than using paper ballots that must be operated by hand. Any democracy's foundation is the fundamental freedom to vote.

#### III. PROPOSED SYSTEM



Figure 1: Block Diagram of EVM

In Figure 1 the proposed method uses a finger printer that is Adhaar-based and is a more secure and safe voting mechanism. The old paper-based selection method required a lot of time and was prone to mistakes. The polling of electronic mechanical devices (EVMs) is a quick, easy, and secure technology. From Figure 2 and 3, they proposed digital EVM was developed on the FPGA Artix7 using Verilog HDL. Three steps make up the suggested method [5]. In the first, we count the total number of voters and candidates taking part in the election. Voting enable, which is an active high input signal for the voter to cast his vote using the voter switch input signal, was assigned to make this election process more secure and safe. The traditional paper-based voting process was highly laborious, errorprone, and took a very long time. Polling using an electronic mechanical mechanism (EVM) is a simple, secure way that requires the least amount of your time. Verilog HDL was used in the design of the proposed digital EVM, which was implemented on a Spartan 3 FPGA. The suggested method has three steps, the first of which establishes the total number of voters and candidates running for office. Voting enable, an active high input signal that the voter must utilize while using the voter switch input signal, has been allocated to make this election process more secure and safe. Stage two of the voting process begins when a voter casts a ballot for a particular candidate or party, and the ballot is registered in each

candidate's registry[6][8]. The aforementioned strategy can be applied to FPGA because it has the benefit of being reprogrammable numerous times for various jobs, making it very cost-effective by avoiding recurring costs.At last from Figure 4 the election is declared over in stage three once the votes have been counted and verified by comparing them to the voters' registrations of the candidates.

#### IV. RESULT

The VLSI design and implementation of this Electronic Voting Machine represent a significant advancement in election technology. It combines user-friendliness, efficiency, and robust security measures to ensure fair and transparent elections. The performance evaluation demonstrates its reliability, and the security features mitigate potential threats, making it a valuable asset in modern democracies.

The VLSI design of the Electronic Voting Machine consists of various components, including a microcontroller unit (MCU), memory modules, input interfaces (keypad and/or touch screen), display unit, and secure communication modules. The architecture is optimized for low power consumption and high-speed operation. VLSI design and implementation of electronic voting Machine is shown as the Synthesis report for HDL program and as the simulation result which is shown in below figures 2, 3 and 4.



Figure 2: Synthesis report for HDL program

#### International Journal of Innovative Research in Engineering & Management (IJIREM)

2 E S S S S S A	0.00 00 00 00 1	10 9896	18 1	P 8 P 3	22 10	3 <b>0</b> ) (*	100s 💌 🛐 🛛	Relaunch						
			1.05.00m											
lane	Value	2,00 ns	P.200 ns	2,300 ms	0.400 ns	2,500 ns	2,600 ns	p.700 rs	2,800 ms	2,900 ns	β.000 ms	β,100 ms		
1 party2	L													
🔓 patys	0													
🌀 select, party	1													
📲 counti, eg(5d)	101810					131010								
📲 count2_ep[34]	100830					1,00000								
📲 countil_po[54]	101810					101010								
📲 counti [5:0]	101011					101011								
💘 count2[5:0]	010501					010181								
📲 count()(X0)	010111					0.0111								
🐳 #065.0	111111					111111								
😽 ini6a(50)	000831					000001								
🔣 कल्लाइज्	000810					000010								
👹 partyl_state[5:0]	000200					000180								
🙀 party2_state[50]	003830					001000								
😻 patyš_statejšoj	010830					010000								
👹 donej50j	100830					10000								

Figure 3: Simulation result for electronic voting machine using HDL

ne Project navogetor providenciji - Crowne prospeciji File I.d.t. Tiew Project Source Process To	ols Window Layout Help	uneses?							
· · · · · · · · · · · · · · · · · · ·	· //88/82 38	IR FR FIT	0						
n +08× 🔥	E Design Overview	•	VotingPlachine Project Status (05/00/2822-00:07:59)						
tiev: 🖲 🕄 Inpienentation 🔿 😸 Smulation 🦳	- DE Propeties	Project File:	p acjectico m nice	Parser Errors		No Errors			
Heardy	Modrie Level Uhlication     Trining Costbinits     Prinze Report     Ocol Report     Ocol Report     Ocol Report     Discost Report     Disco	Hodule Name:	lotrgNative	Implementation State:		Synthesized			
<ul> <li>         ☐ projectorm      </li> <li>         ☐ x7/d3/b3csgl24      </li> <li>         Main Signal Angle An</li></ul>		Target Device:	ac7a1008-3esp304	•Emarg		No Errors	1		
		Product Version:	ISE 14.7	• Warnings:	•Warnings:				
		Design Goalt	Balanced	Routing Results:		1			
12		Design Strategy:	Sins Default (unlocked)	Timing Constr	ants:	10			
凶		Lovinament:	System Sections • Final Timing Score:		ane:	- A.			
			Device Utilization Summary (estimated values)						
		Logic Utilization	0sel	Ausilable	05	Azelina	1		
		Number of Skot Registers		21	136800		0%		
Data		Aunder of Size U.Ts		3	63400		25		
(2 nonacconumy		Number of May used UUT FF pair	5	21	29				
Processes VotingNachine - Béhaviotal		Number of bonded 105s		24	210	LT LT			
- E Design Summary Reports		Notwood RECEIPSTRIS		1	32	3			

Figure 4: Result and analysis for the CLK analysis for the party voting timing cycle

# V. CONCLUSION

The Xilinx-based electronic voting equipment complied with election regulations, enrolling all eligible voters and candidates in the first round, [8]letting the voter choose a party of his choosing in the second round, and confirming the results in the third round. The outcome of the election is determined in the final phase, which compares all of the valid votes cast for the various parties. The simulated design can now be implemented on any FPGA board, we can claim with confidence. It is one of the most reliable and secure voting systems. One of the most crucial elements of the project is the EVM's security area, where each voter will have his or her own voting card and the password will be their finger print. Adhar-based biometrics are coupled with the system to prevent fraudulent voting and rigging. The computer will scan the voter's identification, and if it determines that they are eligible to vote, the poll worker will let them cast their ballot.

# **CONFLICTS OF INTEREST**

The authors declare that they have no conflicts of interest

#### REFERENCES

- Ashwini Baligatti , Ashwini Desai, Dr. Uday Wali, Free Area Estimator for Simulated Annealing of VLSI Floor Plans, International Journal of Innovative Research in Computer Science and Technology (IJIRCST), 2, no. 4, pp. 52-55 (2014).
- [2] Manoj Ojha, Rishi Sikka. An Overview on Applications of Microcontroller International Journal of Innovative Research in Engineering & Management (IJIREM), 8,

no.6 (November. 2021): 402-405 doi:10.55524/ijirem.2021.8.6.87.

- [3] Foster, I., Kesselman, C., Nick, J., Tuecke, S.: The Physiology of the Grid: an Open Grid Services Architecture for Distributed Systems Integration. Technical report, Global Grid Forum (2002).
- [4] N.S.N. LAKSHMI PATHI RAJU, A.PRAVIN, N.S.MURTHY SHARMA, S.S.KIRAN A Novel Proposal On Implementation Of Polling Percentage Improvement System Through Embedded Based Integration Of electronic Voting Machine And Other Methodologies – IJ ETA ETS ISSN: 0974-3588 | JULY "12 – DECEMBER "12 | Volume 5 : Issue 2 pp 1-5
- [5] Jeremy Clark, Aleks Essex and Carlisle Adams "Secure and Observable Auditing of Electronic Voting Systems using Stock Indices" 0840-7789/07/\$25.00 ©2007 IEEE
- [6] Leyou Zhang, Yupu Hu, Xu'an Tian and Yang Yang "Novel Identity based Blind Signature for Electronic Voting System" 978-0- 7695-3987-4/10 \$26.00 © 2010 IEEE DOI 10.1109/ETCS.2010.198 4.
- [7] Ying Qiu and HuafeiZhu "Somewhat Secure Mobile Electronic-voting Systems Based on theCutand-Choose Mechanism" 978-0-7695-3931-7/09 \$26.00 © 2009 IEEE DOI 10.1109/CIS.2009.39.
- [8] Arun kumar. N and Arunkumar.P.L "Analysis, Design & Real-Time Implementation of Electronic Voting Machine". 6. J. Paul Gibson, Eric Lallet, and JeanLuc Raffy "Engineering a Distributed eVoting System Architecture: Meeting Critical Requirements" H. Giese (Ed.): ISARCS 2010, LNCS 6150, pp. 89– 108, 2010.c\_Springer-Verlag Berlin Heidelberg 2010.