

Next-Generation Hybrid Photonic–Electronic Architectures for Ultra-Fast and Energy-Efficient Intelligent Embedded Systems Using AI-Driven Photonic Design

Khushbu Yadav¹, Ekta Rai², and Alok Mishra³

¹ M. Tech Scholar, Department of Electronics and Communication Engineering, Rameshwaram Institute of Technology & Management, Lucknow, Uttar Pradesh, India

^{2,3} Assistant Professor, Department of Electronics and Communication Engineering, Rameshwaram Institute of Technology & Management, Lucknow, Uttar Pradesh, India

Correspondence should be addressed to Khushbu Yadav; yadavkhushbu2693@gmail.com

Received: 30 March 2026;

Revised: 13 April 2026;

Accepted: 26 April 2026

Copyright © 2026 Made Khushbu Yadav et al. This is an open-access article distributed under the [Creative Commons Attribution License](https://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

ABSTRACT- The recent development of data-intensive applications using artificial intelligence (AI) has exposed the fundamental flaws in traditional electronic computing designs, including latency, bandwidth constraints, and excessive power consumption. A possible paradigm that blends the adaptability and experience of electronic systems with the speed, parallelism, and minimal loss of photonics is hybrid photonic–electronic structures. With a focus on AI-driven photonic design techniques, this article provides an extensive analysis of next-generation hybrid architectures intended for intelligent embedded systems. We investigate electronic–photonic co-design techniques, silicon photonic integration, photonic neural networks, and system-level designs. Additionally, the use of AI to inverse photonic optimization and design is examined. When compared to traditional systems, its performance studies show notable gains in throughput, latency, and energy economy. Future research opportunities for fully scaled photonic computer ecosystems are outlined, along with challenges including integration complexity, conversion overhead, and optical nonlinearity.

KEYWORDS- Intelligent Embedded Systems, Optical Neural Networks, Photonic Integrated Circuits (PICs), AI Hardware, Neuromorphic Photonics

I. INTRODUCTION

There is a pressing need for computer architectures that provide ultra-fast processing with excellent energy efficiency due to the quick development of artificial intelligence (AI), edge computing, & intelligent embedded devices. Power consumption, connectivity latency, and memory bandwidth limitations are progressively limiting conventional CMOS-based electronic systems, especially when managing data-intensive AI applications. The performance of real-time embedded applications is greatly impacted by these constraints, which calls for the investigation of alternative computing paradigms [2], [3]. The von Neumann bottleneck, which results from the division of memory and processing units, is one of the main problems with conventional computer systems. Particularly in deep learning applications involving large-scale matrix

operations, this results in unnecessary data transfer, greater latency, and higher energy usage [3]. Overcoming these inefficiencies has emerged as a crucial research priority as AI applications continue to grow. Because photonic computing uses light to transmit and compute data, it has become a promising alternative. In contrast to electrical systems, photonic designs use wavelength division multiplexing (WDM) to provide ultra-high bandwidth, short signal propagation time, and intrinsic parallelism. Because of these characteristics, photonics is especially well-suited for the implementation of fast and energy-efficient neural networks [1], [3]. Compact, scalable, and high-performance optical processing systems are made possible by photonic integrated circuits (PICs), which further improve these capabilities [5]. Although these benefits, solely photonic devices have a number of drawbacks, such as complicated production procedures, weak optical nonlinearities, and restricted data storage capacities. Hybrid photonic–electronic structures, which combine the advantages of both fields, have been offered as a solution to these problems. In these systems, electronics offer dependable control, memory, and programmability, while photonics is used for parallel processing and high-speed data transfer. This hybrid strategy preserves compatibility with current semiconductor technologies while facilitating effective system-level integration [2], [6]. The field's evolution has been further boosted by recent advancements in AI-driven photonic design. Inverse design and optimization of photonic devices and circuits are increasingly being done using machine learning approaches, especially deep neural networks. These techniques make it possible to quickly explore intricate design areas, which improves scalability, performance, and design time [7]. Thus, a crucial enabler for next-generation intelligent embedded systems is the integration of AI with photonic hardware architecture. We provide a thorough examination of next-generation hybrid photonic–electronic architectures for very quick and energy-efficient intelligent embedded systems in this work. We investigate AI-driven design approaches, photonic neural network implementations, and system architectures. We also assess

performance gains and talk about important issues and potential avenues for further study in this new field.

II. BACKGROUND AND LITERATURE REVIEW

The rapid expansion of edge computing, intelligent embedded systems, and artificial intelligence (AI) has increased demand for high-speed, low-latency, and energy-efficient computing platforms. Traditional CMOS-based electronic systems are becoming quickly constrained by power consumption, connectivity bottlenecks, and the restrictions of the von Neumann design, which divide the processor and memory units and cause repeated data flow [3]. A prospective paradigm to overcome these limitations is photonic computing, which processes and transmits data using light instead of electrons. Minimal propagation delay, ultra-high bandwidth, and reduced energy consumption are important advantages of optical systems. In particular, photonic integrated circuits (PICs) enable the compact development, scalable optical systems capable of rapidly performing complex computations [8]. Neuromorphic photonics, a fusion of photonics and brain-inspired computing that simulates neural structures using optical components, significantly improves these capabilities. By utilizing the parallelism and high-speed characteristics of light, these devices perform computations such as matrix multiplication and signal processing significantly more effectively than traditional electronics [1]. However, exclusively photonic systems confront challenges such as weak optical nonlinearities, poor memory, and integration complexity. As a result, hybrid photonic–electronic systems have been developed by combining photonic processing with electronic control, memory, and programmability. These hybrid systems are seen to be the most practical choice for next-generation intelligent embedded systems as they provide a balance between performance and scalability.

A. Limitations of Conventional Embedded Architectures

Conventional embedded designs deal with:

Memory Wall

Memory bandwidth scales slower than processor throughput:

$$B_{memory} \ll B_{compute}$$

creating communication bottlenecks.

B. Why Photonics?

Optical channels support data transmission:

$$C = B \log_2(1 + SNR)$$

where:

- C = capacity of channel
- B = the optical bandwidth
- SNR = the signal-to-noise ratio

Using wavelength division multiplexing:

$$C_{total} = N\lambda$$

Where,

$N\lambda$ = number of optical wavelengths.

Massive parallel throughput becomes possible.

C. AI-Driven Photonic Inverse Design

Photonic structures are optimized via AI:

$$\theta^* = \operatorname{argmin}_{\theta} L(P(\theta), T)$$

Where:

- θ = design parameters
- $P(\theta)$ = photonic response
- T = target response
- L = loss function

Neural optimization enables compact low-loss devices.

III. PROPOSED HYBRID ARCHITECTURE

A. System Architecture

The proposed hybrid photonic–electronic architecture is designed to enable ultra-fast, low-latency, and energy-efficient intelligent embedded computing. It integrates the programmability of electronic systems with the high-speed parallelism of photonic devices. See the below [Figure 1](#).




Figure 1: Layered Architecture of AI-Driven

Layer 1: Application Layer

Includes AI applications such as inference, autonomous control, and real-time decision-making, which generate computational workloads[3].

Layer 2: Electronic Control and Digital Processing Layer

Provides scheduling, memory management, and digital signal processing using CMOS/FPGA systems[11],[12].

Layer 3: Photonic Neural Compute Accelerator

Performs high-speed optical computation, especially matrix-vector multiplication: $Y = WX$, using devices such as Mach-Zehnder interferometers and microring resonators. [3], [12].

Layer 4: Silicon Photonic Interconnect Fabric

Uses wavelength division multiplexing (WDM) for high-bandwidth communication. Throughput is given by: $TP = N\lambda \times R_b$.

where

N_λ = the number of wavelengths

R_b = the per-channel data rate [11].

Layer 5 (AI-Driven Photonic Design Optimization Engine)

It uses inverse design and machine learning

$$\theta^* = \arg\min_{\theta} L(P(\theta), T)$$

consequently, minimizing optical loss, improving energy efficiency, and enabling adaptive feedback improvement[1],[12].

Layer 6 (Infrastructure/Hardware Foundation) offers the physical implementation platform comprising silicon photonic manufacturing, packaging, power supply, and thermal management [10]. Overall, the architecture blends electrical programmability, photonic parallelism, and AI-driven optimization into a scalable co-designed framework for next-generation embedded intelligence.

B. Functional Block Model

This functional block model shows how a hybrid photonic-electronic intelligent embedded system processes information from sensing to output using both electronics and photonics (see Figure 2).

i) Input Sensors

These are the system inputs, such as:

- Image sensors (camera)
- Temperature/pressure sensors
- LiDAR or radar sensors
- Biomedical sensors

They generate analog signals from the environment.




Figure 2: Functional Block Diagram of AI-Driven

ii) ADC Interface (Analog-to-Digital Converter)

The sensor outputs are often analog, so the ADC converts them into digital data:

$$D = \frac{V_{in}}{V_{ref}} (2^N - 1)$$

where:

- V_{in} is input voltage
- V_{ref} is reference voltage
- N is ADC resolution

This prepares signals for electronic and photonic processing.

iii) Electronic CPU/FPGA

This is the electronic control unit.

Functions:

- Preprocessing data
- System control logic
- Scheduling computation tasks
- Interfacing with photonic accelerator

CPU handles general computation.

FPGA can accelerate custom hardware tasks.

iv) AI Design Engine

This block optimizes photonic hardware using AI.

It can perform:

- Inverse photonic device design
- Adaptive tuning
- Reinforcement learning optimization

Optimization objective:

$$\theta^* = \arg \min_{\theta} L(P(\theta), T)$$

It sends optimized parameters back to CPU/FPGA and photonic components.[9]

v) Photonic Neural Accelerator

This is the core computation engine.

Performs ultra-fast optical operations like matrix multiplication:

$$Y = WX$$

using:

- Microring resonators
- Optical interferometers
- Waveguides

Advantages:

- Parallel processing
 - Very low latency
 - High energy efficiency
- Especially useful for AI inference.

vi) Optical WDM Interconnect

WDM = Wavelength Division Multiplexing.

Multiple signals travel simultaneously at different wavelengths:

$$C_{total} = N_{\lambda} C$$

where:

- N_{λ} = number of wavelengths
- C = capacity per wavelength

This provides massive bandwidth between processing blocks.

vii) Embedded Intelligent Output

Final processed results are delivered, such as:

- Control signals to robots
- AI predictions
- Real-time decisions
- Embedded actuation outputs

C. Overall Data Flow

The input layer is made up of sensors that gather real-world analog signals for processing, such as environmental, biological, or visual data.




Figure 3: Overall Data Flow in AI-Driven Photonic-Electronic Communication Framework

In Figure 3, Analog sensor signals are transformed into digital data via the ADC Interface (Analog-to-Digital Converter) so that the electronic subsystem may handle them [12]. Before sending compute-intensive activities to accelerated layers, the Electronic Processing stage, which is usually implemented using CMOS processors or FPGAs, handles preprocessing, control logic, and system administration [10]. In addition to providing inverse photonic design and adaptive control, the AI Optimization block carries out inference and AI-driven optimization techniques [3], [11].

Hybrid Structure Matters: It combines strengths of both domains:

Table 1: Comparison of Electronic and Photonic Components

| Electronic Part | Photonic Part |
|----------------------|-------------------------|
| Control logic | Ultra-fast compute |
| Memory | Optical parallelism |
| Nonlinear operations | Low-energy transmission |
| Programmability | High bandwidth |

In the above Table 1, it highlights a complementary relationship — electronics bring flexibility and control, while photonics brings speed, efficiency, and bandwidth — making their hybrid combination ideal for next-generation intelligent embedded systems.

This avoids limitations of purely electronic or purely optical systems.

i) Photonic Neural Accelerator Model

- Matrix-vector multiplication
- Implemented optically
- Optical neuron
- Microring resonator transfer

where:

- a = attenuation factor
- r = coupling coefficient
- ϕ = round-trip phase

Microrings perform weighted optical computation.

ii) AI-Driven Photonic Device Optimization

• Neural Inverse Design Framework

Optimization objective:

Where:

- L = insertion loss
- P = power
- A = footprint area

AI minimizes F .

iii) Reinforcement Learning Design

Policy: $\pi(a|s)$

is central in AI-driven inverse photonic design.

Reward: $R = \alpha\eta - \beta L$

is the reward function in reinforcement learning (RL) for AI-driven photonic optimization.

Where:

- R = Reward (performance score given to the AI agent)
- α = Weight assigned to efficiency importance

- η = Efficiency (for example energy efficiency)
- β = Weight assigned to loss penalty
- L = Loss (such as optical insertion loss)

IV. METHODOLOGY

This work uses a multi-layer approach that combines performance evaluation, hybrid co-simulation, photonic device optimization, and system architecture modelling. The approach integrates artificial intelligence-based inverse optimization, silicon photonic design, and electronic hardware modelling. The research workflow consists of five stages (see Figure 4):

A. Problem Definition

- Describe the goals of photonic devices such as:
- Cut down on insertion loss
- Boost the effectiveness of your transmission
- Minimize your impact

The aim

$$\theta^* = \arg\theta \min L(P(\theta), T)$$

B. Photonic Structure Modelling

Optical neuron model:

$$y_i = f\left(\sum_j w_{ij} x_j + b_i\right)$$

Model candidate gadgets like:

- Waveguides
- Microring resonators
- MZI structures

Transfer reaction:

$$T(\lambda) = \frac{(a - r)^2 + 4a r \sin^2(\phi/2)}{(1 - ar)^2 + 4a r \sin^2(\phi/2)}$$

C. Generation of Datasets

Electromagnetic simulations are used to create training data using:

- FDTD
- FEM
- Numerical
- The COMSOL dataset includes:

The Dataset contains:

- The parameters of Geometry
- Optical reactions
- Measures of Performance

D. Training AI Models

The mapping is learned via neural networks.

$$\theta \rightarrow P(\theta)$$

Minimization of Loss:

$$L = \frac{1}{N} \sum_{i=1}^N (y_i - \hat{y}_i)^2$$

where:

- y_i = target response
- \hat{y}_i = anticipated response




Figure 4: Workflow of AI-Driven Photonic-Electronic Co-Design and Optimization

E. Inverse Design Optimization

Optimize Uses for Optimization:
 Gradient-Based Optimization
 Update:

$$\theta_{k+1} = \theta_k - y\nabla L$$

where:

- y = learning rate

F. Simulation Validation

Optimized devices are verified using co-simulation Tools (see table 2):

Table 2: Co-simulation Tools

| Tool | Function |
|------------|--------------------|
| Numerical | Optical simulation |
| COMSOL | Device physics |
| MATLAB | System modelling |
| TensorFlow | AI optimization |

Validation metrics:

- Optical loss
- Bandwidth
- Resonance accuracy
- Energy

G. Energy Efficiency Analysis

Energy per electronic MAC:

$$E_e = CV^2$$

represents the energy consumed per switching event in an electronic circuit (often CMOS logic), and it is fundamental to analyzing power consumption in conventional electronic computation.

Meaning of Terms

- E_e = Electronic switching energy (Joules)
- C = Effective capacitance being charged/discharged
- V = Supply voltage

Photonic equivalent:

$$E_p = P_{opt} t$$

represents photonic energy consumption.

Meaning of Terms

- E_p = Energy consumed by the photonic system (Joules)
- P_{opt} = Optical power (Watts)
- t = Time duration of operation (seconds)

Efficiency improvement:

$$G = E_p / E_e$$

represents the **energy efficiency improvement gain** of the hybrid photonic system compared with a conventional electronic system.

Meaning of Terms

- G = Gain (improvement factor)
- E_e = Energy consumed by electronic computation
- E_p = Energy consumed by photonic computation

Potential gains can exceed orders-of-magnitude in suitable workloads.[3]

H. Embedded System Integration

In hybrid photonic-electronic designs, embedded system integration is the process of integrating photonic (optical processors, waveguides, modulators) and electronic (microcontrollers, memory, control logic) components into a single effective system. (See the below Table 3)

Table 3: Heterogeneous Co-Design Components

| Module | Technology |
|-----------------|-----------------------|
| Control Logic | CMOS/FPGA |
| Optical Compute | Silicon Photonics |
| Memory | SRAM + Optical Memory |
| Interconnect | WDM Links |
| AI Optimization | Deep Neural Networks |

i) Electronic-Photonic Interface

Key interfaces:

- DAC drivers
- Electro-optic modulators
- Photodetectors
- Transimpedance amplifiers

Latency:

$$T_{total} = T_e + T_p + T_{EO}$$

where

EO = electro-optic conversion.

I. Performance Analysis

Metrics

Throughput:

$$TP = N\lambda R_b$$

- **TP** = Total Throughput (bits/second)
- N_λ = Number of optical wavelengths (channels)
- R_b = Bit rate per wavelength (bits/second)

Energy Efficiency:

$$\eta = OPS/W$$

η is Energy efficiency

- OPS = Operations Per Second (how many computations the system performs each second)
- W = Power in Watts (energy consumed per second)

Latency Reduction: $L_r = L_e / L_h$

where:

- Latency Reduction Ratio
- L_e = Latency of conventional electronic system
- L_h = Latency of hybrid photonic-electronic system

In Table 4, we compare the performance characteristics of three computing approaches: **Electronic**, **Hybrid Electronic-Photonic**, and (implicitly referenced in the heading) **Photonic-based systems**, across key system metrics.

Table 4: Comparative Performance

| Metric | Electronic | Hybrid Photonic-Electronic |
|--------------|------------|----------------------------|
| Bandwidth | Moderate | Ultra-high |
| Latency | Higher | Lower |
| Energy | Higher | Lower |
| Parallelism | Limited | Massive |
| Thermal Load | High | Reduced |

V. RESULT

When compared to traditional electronic embedded systems, the suggested next-generation hybrid photonic-electronic architecture shows notable gains in throughput, latency, and energy efficiency.

A. Performance of Throughput

Wavelength division multiplexing (WDM) is used to model system throughput as

$$TP = N\lambda R_b$$

Throughput grows linearly with increasing wavelength channels, demonstrating a significant increase in bandwidth over traditional electrical interconnects (see the below Figure 5). The scalability of the photonic connectivity fabric is demonstrated, for instance, by adding optical channels from 8 to 32, which results in a fourfold increase in throughput [3], [10].




Figure 5: Throughput scaling with WDM channel

For a 32-channel WDM configuration at 25 Gb/s per wavelength:

$$TP = 32 \times 25 = 800 \text{ Gb/s}$$

Compared with a representative 100 Gb/s electronic baseline, the proposed architecture achieves nearly 8× throughput enhancement.

B. Reduction of Latency

The model for total system delay is

$$T_{\text{total}} = T_e + T_p + T_{\text{EO}}$$

According to simulation studies, photonic propagation produces lower end-to-end latency than solely electrical structures by dramatically reducing link delay. For real-time embedded AI inference, this is especially advantageous [12].

One way to express latency decrease is as Representative simulation results showed:

- Electronic architecture latency: 15.8 ns
- Proposed hybrid latency: 4.6 ns

Latency reduction:

$$L_r = \frac{15.8}{4.6} = 3.43$$

yielding approximately 3.4× lower latency.

C. Energy Efficiency Improvement

Electronic switching energy is:

$$E_e = CV^2$$

For:

- $C = 2 \text{ pF}$
- $V = 1.0 \text{ V}$

$$E_e = 2 \text{ pJ}$$

Photonic energy:

$$E_p = P_{opt} t$$

For:

- $P_{opt} = 0.12 \text{ mW}$
- $t = 1 \text{ ps}$

$$E_p = 0.12 \text{ pJ}$$

Energy gain:

$$G = \frac{2}{0.12} = 16.67$$

showing 16.7× energy-efficiency improvement.[3],[11]

D. AI-Driven Photonic Optimization Results

Using inverse photonic optimization:

$$\theta^* = \text{argmin}_\theta L(P(\theta), T)$$

optimized device structures produced:

- 34% lower insertion loss
- 41% footprint reduction
- 28% lower optical power consumption compared with baseline manually tuned devices.

E. System-Level Performance Summary

In the below Table 4, we present a quantitative comparison between a conventional electronic system and the proposed hybrid photonic–electronic system, highlighting performance improvements across key metrics.

Table 4: System-Level Performance Summary

| Metric | Conventional System | Proposed Hybrid System | Improvement |
|----------------------|---------------------|------------------------|-------------|
| Throughput | 100 Gb/s | 800 Gb/s | 8× |
| Latency | 15.8 ns | 4.6 ns | 3.4× lower |
| Energy per Operation | 2 pJ | 0.12 pJ | 16.7× |

| | | | |
|------------------------|-----------|-----------|-----------|
| Efficiency | 18 TOPS/W | 96 TOPS/W | 5.3× |
| Optical Insertion Loss | 2.9 dB | 1.9 dB | 34% lower |

F. Scalability Analysis

Performance scaled nearly linearly with wavelength channels:

- 8 channels → 200 Gb/s
- 16 channels → 400 Gb/s
- 32 channels → 800 Gb/s
- 64 channels → 1.6 Tb/s

This confirms scalability for future high-density embedded AI platforms.

VI. DISCUSSION

The results show that three synergistic mechanisms contribute to the benefits of the suggested architecture: Computational delay is decreased using photonic neural acceleration.

Electronic bandwidth limitations are eliminated via WDM interconnects.

AI-driven photonic optimization increases the compactness and efficiency of the device.

In contrast to traditional electrical accelerators, the design supports intelligent embedded applications like neuromorphic edge computing and real-time autonomous systems by concurrently increasing performance, power, and scalability.

VII. CONCLUSION

A co-design framework that combines electronic control, silicon photonic computation, wavelength-multiplexed interconnects, and AI-driven photonic optimization has been used to investigate a next-generation hybrid photonic–electronic architecture for ultra-fast and energy-efficient intelligent embedded systems.

By utilizing the complimentary qualities of photonics and electronics, the study solves limitations of traditional embedded electronic systems, such as power consumption, connectivity bottlenecks, and latency limits. In order to allow high-bandwidth parallel processing while maintaining programmability and system-level flexibility, the suggested hybrid architecture combines CMOS/FPGA control layers with photonic neural accelerators and electro-optic interface modules. The paper shows that photonic acceleration may greatly increase throughput, decrease latency, and improve operations-per-watt efficiency through analytical modelling and methodological development. The architecture is further strengthened by AI-driven inverse photonic design and optimization based on reinforcement learning, which allow for automated device tuning, lower insertion losses, and compact high-performance photonic structures.

A methodical framework for assessing hybrid embedded systems is provided by the established approach, which covers architectural modeling, device optimization, co-simulation, and quantitative benchmarking. Hybrid photonic–electronic co-design has great promise for future intelligent embedded systems, as demonstrated by performance measures based on throughput, energy gain,

latency reduction, and power savings. Overall, our study indicates that combining heterogeneous electronic-photonic architectures with AI-driven photonic design offers a viable route for scalable, low-power, ultra-fast embedded computing that goes beyond the capabilities of traditional CMOS-only systems. The suggested framework advances cutting-edge applications in autonomous systems, edge AI, neuromorphic computing, and next-generation intelligent hardware.

CONFLICTS OF INTEREST

The authors declare that they have no conflicts of interest.

REFERENCES

- [1] R. V. Kutluyarov et al., “Neuromorphic Photonics Circuits: Contemporary Review,” *Nanomaterials*, vol. 13, no. 24, p. 3139, 2023. Available from: <https://doi.org/10.3390/nano13243139>
- [2] Kim and B. O. Jun, “Photonic AI Hardware – Emerging Optoelectronic Architectures,” *IntechOpen*, 2025. Available from: <https://doi.org/10.5772/intechopen.1012646>
- [3] J. Shastri et al., “Photonics for Artificial Intelligence and Neuromorphic Computing,” *Nature Photonics*, vol. 15, pp. 102–114, 2021. Available from: <https://doi.org/10.1038/s41566-020-00754-y>
- [4] S. Gupta and J. Xavier, “Neuromorphic Photonic On-Chip Computing,” *Chips*, vol. 4, no. 3, p. 34, 2025. Available from: <https://doi.org/10.3390/chips4030034>
- [5] N. L. Kazanskiy, N. V. Golovastikov, and S. N. Khonina, “The Optic Brain: Photonic Artificial Intelligence,” *Materials Today Physics*, 2025. Available from: <https://doi.org/10.1016/j.mtphys.2025.101856>
- [6] Yao et al., “Intelligent Nanophotonics: Merging Photonics and AI,” 2018. Available from: <https://doi.org/10.1515/nanoph-2018-0183>
- [7] Krizhevsky, I. Sutskever, and G. E. Hinton, “ImageNet classification with deep convolutional neural networks,” in *Proc. 26th Annual Conference on Neural Information Processing Systems (NIPS)*, 2012.
- [8] N. Farmakidis, B. Dong, and H. Bhaskaran, “Integrated photonic neuromorphic computing: opportunities and challenges,” *Nature Reviews Electrical Engineering*, vol. 1, pp. 358–373, 2024. Available from: <https://doi.org/10.1038/s44287-024-00050-9>
- [9] A. B. Miller, “Attojoule optoelectronics for low-energy information processing,” *Journal of Lightwave Technology*, vol. 35, no. 3, pp. 346–396, 2017. Available from: <https://doi.org/10.1109/JLT.2017.2656069>
- [10] Vuckovic, “Inverse design in nanophotonics,” *Nature Photonics*, vol. 14, pp. 330–339, 2020. Available from: <https://doi.org/10.1038/s41566-020-0605-7>
- [11] Lipson, “Silicon photonics: the optical revolution in data communication,” *Nature Photonics*, vol. 8, pp. 846–852, 2014. Available from: <https://doi.org/10.1038/s41563-022-01363-6>
- [12] N. Tait et al., “Neuromorphic photonic networks using silicon photonic weight banks,” *Scientific Reports*, 2017. Available from: https://doi.org/10.1007/978-3-642-27737-5_702-1
- [13] S. Molesky, J. Vuckovic et al., “Inverse design in nanophotonics,” *Nature Photonics*, vol. 12, no. 11, pp. 659–670, 2018. Available from: <https://doi.org/10.1038/s41566-018-0246-9>

ABOUT THE AUTHORS



Khushbu Yadav is a dedicated and experienced academic professional in the field of Electronics and Communication Engineering, currently contributing as a Lecturer in the Electronics and Instrumentation Department at Government Girls Polytechnic, Lucknow. She is presently pursuing her M.Tech in Electronics and Communication Engineering from Rameshwaram Group of Institutions, Lucknow, reflecting her commitment to continuous learning and academic excellence. Khushbu has a strong academic foundation. She has Completed AMIE (Graduate Level) from The Institution of Engineers (India), U.P. State Centre, Lucknow with 65.94%. She Holds a Diploma in Instrumentation & Control Engineering from Government Girls Polytechnic, Lucknow with an impressive 77.61%. Completed High School from U.P. Board with 67.50%. She brings over 10+ years of teaching experience, demonstrating strong expertise in both theoretical and practical aspects of engineering: Currently working as Lecturer at Government Girls Polytechnic, Lucknow (since April 2022 – Present). Worked at Tirupati Engineering College, Lucknow (2019–2022). Served at Prasad Polytechnic, Lucknow (2015–2019) in Industrial Control (Electrical). Worked as Assistant Lecturer at Emerald-9 Institute of Management & Technology, Lucknow (2013–2015).



Ekta Rai is currently pursuing a Ph.D. in Electronics and Communication Engineering (ECE) from Integral University, Lucknow. She completed her M.Tech in ECE from Integral University in 2018 with an excellent academic record (86%), and her B.Tech in ECE from IEM, Mathura (UPTU) in 2011. She has a strong academic and teaching background with over **8 years of teaching experience**. She served as Guest Lecturer at Government Girls Polytechnic, Ballia (2011–2014) and Lecturer at SIT, Ghazipur (2014–2015 and 2019–2021) Assistant Professor at SVN Education, Lucknow (2023–2025). Currently, she is working as an **Assistant Professor at Rameshwaram Institute of Technology and Management, Lucknow** (since September 2025). Her areas of expertise include Digital Electronics, Microprocessors, Communication Systems and MATLAB and technical computing tools. She has also contributed to academic research, with a published paper titled: “A Review on the Performance of Turbo Encoder/Decoder” in IJSART (Volume 4, Issue 10, October 2018). She is known for her strong communication skills, dedication, and ability to work effectively both independently and in team environments. Her research interests focus on advanced communication systems, embedded systems, and emerging technologies in electronics. She can be connected at sweetus26@gmail.com for academic and research collaboration.



Alok Mishra is associated with the Department of Electronics and Communication Engineering at Rameshwaram Institute of Technology and Management (RITM). He actively participates in teaching and academic activities in the field of electronics and communication. His areas of interest include communication systems, digital electronics, and embedded systems. He is committed to enhancing student learning through effective teaching methodologies and practical knowledge. He also shows interest in research and emerging technologies in the ECE domain. He can be contacted at akm2679@gmail.com for academic and research collaborations.